

# Skew definitions

# AN242

## INTRODUCTION

Skew specifications are like any other AC electrical specification. The measurements are taken at certain conditions which may or, more likely, may not match a specific condition in a system application. However, like other AC specifications the skew specification is valuable as a "bench mark" for estimating certain circuit characteristics. Skew specifications are most valuable in clock-driving applications and applications where duty cycle characteristics are important. Three specific skew specifications are addressed in this note.

Typical test conditions under which the skews may be tested are:


- Test load: 50pF, 500Ω
- All outputs switching
- 0°C, 25°C, 70°C
- V<sub>CC</sub> = 4.5V, 5.0V, 5.5V
- Input conditions—V<sub>IL</sub> = 0V to V<sub>IH</sub> = 3V

Only data paths are tested for skew characteristics (AC measurements such as MR to output are *not* specified).


### 1. Output Skew t<sub>SK(o)</sub>

JEDEC definition: "The difference between two concurrent propagation delay times that originate at either a single input or two inputs switching simultaneously and terminate at different outputs."

This skew generally characterizes like-going edges of a single IC only. It compares t<sub>PLH</sub> versus t<sub>PLH</sub> (or t<sub>PHL</sub> vs. t<sub>PHL</sub>) for two or more output data paths. This parameter is very useful in describing output distribution capabilities of a device. t<sub>SK(o)</sub> would be most valuable to customers using the device as a clock driver, distributing clock signals. t<sub>SK(o)</sub> could be further subdivided into t<sub>SK(LH)</sub> (output rising edge) and t<sub>SK(HL)</sub> (output falling edge) skews.



In some instances it may be necessary to compare opposite-going edges as in the case of complementary outputs driving positive-edge and negative-edge triggered clocks. Another case may be a need to simply compare t<sub>PHL</sub> and t<sub>PLH</sub> propagation delays on parallel paths.




### 2. Process Skew t<sub>SK(x)</sub>

JEDEC definition: "The difference between identically specified propagation delay times on any two samples of an IC at identical operating conditions."

This parameter addresses the issue of process variations by quantifying the difference between propagation delays that are caused by lot-to-lot variations. It does not include variations due to differences in supply voltage, operation temperature, output load, input edge rates, etc.

This parameter could be viewed as a t<sub>SK(o)</sub> skew over several like devices.




t<sub>SK(x)</sub> compares t<sub>1</sub> to t<sub>1</sub> and/or t<sub>2</sub> to t<sub>2</sub>, etc., under identical conditions.

### 3. Pulse Skew t<sub>SK(p)</sub>

JEDEC definition: "The difference between the propagation delay times t<sub>PHL</sub> and t<sub>PLH</sub> when a single switching input causes one or more outputs to switch."

This parameter is used to quantify duty cycle characteristics. Some applications require a nearly perfect 50% duty cycle. t<sub>SK(p)</sub> specifies the duty cycle retention characteristics of the device.



In essence this compares the input pulse width to the output pulse width—thus comparing the input duty cycle versus the resulting output duty cycle.